India's Semiconductor Pivot: From Assembly Ambitions to Design-Led Manufacturing
The Expenditure Finance Committee's clearance of Rs 1.25 lakh crore for India Semiconductor Mission (ISM) 2.0 marks a decisive escalation in New Delhi's chip-making ambitions. This 64% increase over the Rs 76,000 crore allocated for ISM 1.0 is not merely a budget adjustment—it is a strategic recalibration. India is signaling that it intends to move beyond the assembly and packaging phase into the higher-value realms of indigenous design, equipment manufacturing, and materials production.
With 12 projects already approved under ISM 1.0 representing a Rs 1.64 lakh crore investment pipeline, the new outlay provides the financial firepower to sustain momentum. The imminent inauguration of CG Semi's facility on July 4, alongside two earlier commercial launches, validates that the government's long-held dream of domestic chip fabrication is finally materializing. But the real prize lies in the Design Linked Incentive (DLI) scheme, where 24 projects are supported, 105 companies have access to advanced design tools, and 23 tapeouts have been completed—including at advanced nodes.
For executives, this is a clear signal: India is no longer just a market for chips—it is becoming a credible alternative in the global semiconductor supply chain. The question is not whether India will succeed, but who will capture the value as the ecosystem matures.
The Strategic Calculus Behind the Budget Hike
The Rs 1.25 lakh crore outlay is a calculated response to two structural realities. First, the global semiconductor supply chain remains dangerously concentrated in Taiwan and South Korea, creating vulnerabilities that India aims to exploit. Second, ISM 1.0's Rs 76,000 crore proved insufficient to attract the scale of investment needed for fabrication units—only one fab was approved. ISM 2.0's enhanced budget is designed to address this gap by offering more attractive incentives for front-end manufacturing.
The government's focus on equipment and materials is particularly shrewd. By targeting upstream segments, India can reduce its dependence on imported machinery and chemicals—a critical bottleneck that has historically constrained domestic production. The inclusion of indigenous intellectual property (IP) development further signals a shift from being a contract manufacturer to an IP creator. This aligns with Union Minister Ashwini Vaishnaw's stated priority of 'indigenous chip design, productisation, and talent development.'
However, the strategic depth of ISM 2.0 lies in its timing. With global chip demand recovering after a cyclical downturn in 2023-24, and geopolitical tensions driving supply chain diversification, India is positioning itself as a neutral, reliable partner. The US CHIPS Act and the EU Chips Act have already committed billions, but India's lower labor costs and growing engineering talent pool offer a competitive edge—provided execution keeps pace.
Winners and Losers in the New Semiconductor Order
Winners: Indian semiconductor startups and design houses stand to gain the most. The DLI scheme's support for 24 projects and 105 companies with advanced tools creates a fertile ground for IP creation. CG Semi, Tata Electronics, and Vedanta—already beneficiaries of ISM 1.0—will see accelerated timelines and larger subsidies. The electronics manufacturing ecosystem (mobile, automotive, IT hardware) will benefit from localized supply chains, reducing import costs and lead times. For the Indian government, the mission advances strategic autonomy and reduces the $15 billion annual chip import bill.
Losers: Traditional chip importers and foreign distributors face margin compression as domestic production substitutes imports. Competing nations like Vietnam, Malaysia, and Thailand—which have also been vying for semiconductor FDI—may see investment diverted to India. Established fabless companies in the US and Europe could face new competition from Indian design firms backed by government incentives.
Neutral/Complex: Global equipment suppliers like ASML, Applied Materials, and Tokyo Electron will benefit from India's fab buildout but may face pressure to localize production. The US and EU may view India's subsidies as trade-distorting, potentially leading to WTO disputes or reciprocal measures.
Execution Risks: The Devil in the Details
While the budget hike is impressive, execution remains the critical variable. Semiconductor fabs require 3-5 years to become operational, and India's infrastructure—power, water, logistics—needs significant upgrades. The single fabrication unit approved under ISM 1.0 is a stark reminder that front-end manufacturing is capital-intensive and slow. ISM 2.0's success hinges on the government's ability to fast-track land acquisition, environmental clearances, and power connectivity.
Another risk is talent. India produces thousands of engineers annually, but few have hands-on experience in semiconductor fabrication. The government's focus on talent development is welcome, but it will take years to build a skilled workforce. Meanwhile, global chip companies are competing for the same talent pool, driving up costs.
Geopolitical risks also loom. Equipment exports to India could be restricted if the US tightens controls on advanced chip-making technology, especially for nodes below 28nm. India's neutral stance may not shield it from technology denial regimes aimed at China.
Market Impact: A New Competitive Dynamic
India's semiconductor push is already reshaping regional dynamics. Taiwan's dominance is being challenged as India emerges as a viable alternative for assembly, testing, and now design. The Rs 1.64 lakh crore investment pipeline under ISM 1.0 has attracted global players like Micron, which is setting up a packaging plant in Gujarat. ISM 2.0's larger outlay could lure more front-end investments from TSMC, Samsung, and Intel—though none have committed yet.
For the domestic market, the impact will be felt in cost and supply chain resilience. Indian electronics manufacturers currently import 90% of their chips; local production could reduce costs by 15-20% and cut lead times by weeks. This is particularly critical for the automotive sector, which faces chip shortages during demand spikes.
The design ecosystem is the sleeper hit. With 23 tapeouts completed, Indian design firms are proving they can compete globally. The DLI scheme's support for IP creation could spawn a generation of fabless companies that license designs to global foundries—a high-margin, low-capital business model that aligns with India's strengths in software and services.
Outlook: What to Watch in the Next 30 Days
Three indicators will signal whether ISM 2.0 is gaining traction. First, the speed of Cabinet approval—expected within weeks—will test the government's bureaucratic efficiency. Second, the number of new project proposals submitted under ISM 2.0 will gauge industry confidence. Third, any announcements from global foundries about India investments will validate the mission's attractiveness.
The CG Semi inauguration on July 4 is a symbolic milestone, but the real test will be the operational ramp-up of existing fabs. Investors should monitor production yields and capacity utilization rates at the two already-inaugurated facilities. If they achieve commercial viability within 12 months, it will de-risk the entire program.
For executives, the message is clear: India's semiconductor ecosystem is no longer a distant promise—it is a present reality with growing financial backing. Companies that engage early—whether as suppliers, partners, or customers—will capture first-mover advantages. Those that wait risk being locked out of a market that is rapidly becoming self-sufficient.
Rate the Intelligence Signal
Intelligence FAQ
ISM 2.0 has a 64% larger budget (Rs 1.25 lakh crore vs Rs 76,000 crore) and shifts focus from assembly/packaging to indigenous design, equipment manufacturing, and materials production.
Indian semiconductor startups and design houses under the DLI scheme, plus existing players like CG Semi, Tata Electronics, and Vedanta. Global equipment suppliers also gain from fab buildout.


